minus-squarelimonfiesta@lemmy.worldtoTechnology@lemmy.world•Jim Keller joins ex-Intel chip designers in RISC-V startup focused on breakthrough CPUslinkfedilinkEnglisharrow-up9·edit-22 days agoWhat are the technical constraints on designing RISC-V chips with feature and performance parity to modern x86/ARM designs? Just design constraints, not manufacturing, or adoption linkfedilink
minus-squarelimonfiesta@lemmy.worldtoTechnology@lemmy.world•[iFixit] Worst in Show 2025: Not All Innovation Is Good Innovation | The Most Overengineered, Unrepairable, and Unsustainable Tech Disasters at CESlinkfedilinkEnglisharrow-up0·edit-22 months agoWe’re already at least one generation into womb to tomb data collection. linkfedilink
What are the technical constraints on designing RISC-V chips with feature and performance parity to modern x86/ARM designs?
Just design constraints, not manufacturing, or adoption